Consider the CMOS inverter shown in Figure E9.15. Suppose that Mn was designed with a minimum size,.


Consider the CMOS inverter shown in Figure E9.15. Suppose that Mn was prepared delay a incompleteness extent, that is, (W/L)n = 3/2, and that the pMOS transistor was prepared delay a incompleteness prolixity, Lp = 2.